Use an FPGA to link your computer with your TI calculator. Faster than TI cables, MIT license.
It is written in verilog and does not use vendor libraries, therefore it should work on pretty much any dev board that can do 3.3v. I've developed this with an iCEstick and a TinyFPGA BX using the yosys+nextpnr stack.
It's been tested on ti89 and v200 as they're the ones I have. It seems no less reliable than the grey and silver cables I have, and dramatically faster.
https://github.com/rvalles/dbus_ti_link_uart_verilog
Please give it a try if you're able.
Project Release: FPGA as TI Link cable. (Verilog)
4 posts
• Page 1 of 1
-
nyancatProgrammeur
Niveau 2: MI2 (Membre Initié)- Posts: 3
- Joined: 13 Oct 2020, 09:20
- Gender:
- Calculator(s):→ MyCalcs profile
Re: Project Release: FPGA as TI Link cable. (Verilog)
Very interesting! Thanks for sharing
I'm wondering if it would be possible to do the same for the TI-8X serie, that uses the TI-GraphLink.
I'm wondering if it would be possible to do the same for the TI-8X serie, that uses the TI-GraphLink.
Nouveau sur le site, ClaudeBot [spider] ? Avant de poster sur le chat et sur le forum, n'oublie pas de lire les règles. En cas de problème, tu peux m'envoyer un message, je réponds rapidement.
Liens utiles:
- Guide: meilleurs programmes & tutoriels - toutes calculatrices
- Guide: programmer en langage C sur TI-83 Premium CE/84+CE
- Groupe Facebook d'entraide autour des études post-bac (prépa, université, IUT...)
Découvre mes programmes et mon site!
-
WistaroSuper Modo
Niveau 15: CC (Chevalier des Calculatrices)- Posts: 3183
- Images: 37
- Joined: 25 Feb 2013, 16:21
- Location: Toulouse
- Gender:
- Calculator(s):→ MyCalcs profile
- Class: Ingénieur en électronique
- YouTube: Wistaro
- Twitter: Wistaro
- GitHub: Wistaro
Re: Project Release: FPGA as TI Link cable. (Verilog)
Wistaro wrote:Very interesting! Thanks for sharing
Thank you.
I'm wondering if it would be possible to do the same for the TI-8X serie, that uses the TI-GraphLink.
It should. While I don't own one (yet), they likely maintain the bus with 3.3v pullups too. I'd suggest to check with a multimeter before you plug anything, as 5v would fry your average FPGA 3.3v i/o pin.
If you're in a position where you can try this (that is, if you've got a FPGA devboard and understand it), it'd be very nice if you could. If anything, I'm quite curious about what transfer speeds these calculators would achieve with this.
I suspect that, at worst, you'd have to lower the dbus clock, which is a parameter in the Makefile, to something more reasonable.
-
nyancatProgrammeur
Niveau 2: MI2 (Membre Initié)- Posts: 3
- Joined: 13 Oct 2020, 09:20
- Gender:
- Calculator(s):→ MyCalcs profile
Re: Project Release: FPGA as TI Link cable. (Verilog)
I missed this board's instance of that topic
TI-Z80 calculators do indeed use 5V on the legacy I/O port, and TI-68k calculators using 3.3V tolerate (and interoperate with) 5V calculators.
TI-Z80 calculators do indeed use 5V on the legacy I/O port, and TI-68k calculators using 3.3V tolerate (and interoperate with) 5V calculators.
Membre de la TI-Chess Team.
Co-mainteneur de GCC4TI (documentation en ligne de GCC4TI), TIEmu et TILP.
Co-mainteneur de GCC4TI (documentation en ligne de GCC4TI), TIEmu et TILP.
-
Lionel DebrouxSuper Modo
Niveau 14: CI (Calculateur de l'Infini)- Posts: 6865
- Joined: 23 Dec 2009, 00:00
- Location: France
- Gender:
- Calculator(s):→ MyCalcs profile
- Class: -
- GitHub: debrouxl
4 posts
• Page 1 of 1
Who is online
Users browsing this forum: ClaudeBot [spider] and 1 guest